Home Author Index Search Volume 1 May 2009 ISSN 1797-9617

International Journal of

Recent Trends in Engineering

Home > Vol. 1, No. 4

 

International Journal of Recent Trends in Engineering (IJRTE)

ISSN 1797-9617

Volume 1, Number 4, May 2009

Issue on Electrical & Electronics

Page(s): 55-58

Area Optimization of FIR Filter and its Implementation on FPGA

Vijender Saini, Balwinder Singh, and Rekha Devi

Full text: PDF

Abstract

Digital Signal Processing is omnipresent in the modern world. Filtering is most important operation of Digital Signal Processing. FIR digital filters are widely used in DSP by the virtue of its stability, linear phase, fewer finite precision error and efficient implementation. First Low pass FIR Filter is designed by choosing CSD algorithms and MATLAB FDA Tool is used Coefficients calculation. The CSD numbers has the minimum number of non-zero digits and no consecutive nonzero digits. Now the multipliers in the digital filters are realized with shifters, adders and subtractors. The use of CSD expression can reduce the number of adders and subtractors. To multiply with CSD number only shift and add operations are required. In this paper multiplication with CSD and binary number is simulated and implemented on the Spartan device, the results shows that the area in the terms of number of slices optimized by 80% in CSD algorithm.

Index Terms

CSD, FIR filter, FPGA

Published by Academy Publisher in cooperation with the ACEEE

@ Copyright 2009 ACADEMY PUBLISHER All rights reserved